KEMBAR78
JK Flip-Flop Lab Guide | PDF | Electronic Engineering | Computer Hardware
Scribd
Upload
129 views4 pages

JK Flip-Flop Lab Guide

The document is a lab journal from a digital logic design course. It outlines two tasks for students: 1) Constructing a JK flip-flop using NAND gates and recording its values in a truth table, and 2) Revising previous flip-flops and having a discussion with the instructor. The objective is to construct and verify the characteristics of a JK flip-flop. Tools used include a DLD trainer, JK flip-flop module, and connector leads. An overview of the JK flip-flop is provided.

Uploaded by

Abdul Basit
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd
129 views4 pages

JK Flip-Flop Lab Guide

The document is a lab journal from a digital logic design course. It outlines two tasks for students: 1) Constructing a JK flip-flop using NAND gates and recording its values in a truth table, and 2) Revising previous flip-flops and having a discussion with the instructor. The objective is to construct and verify the characteristics of a JK flip-flop. Tools used include a DLD trainer, JK flip-flop module, and connector leads. An overview of the JK flip-flop is provided.

Uploaded by

Abdul Basit
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd
You are on page 1/ 4

Bahria University, Lahore Campus

Department of Computer Sciences


Lab Journal 12
(Spring 2020)

Course: Digital Logic Design Lab Date:


Course Code: CEL-120 Max Marks: 30
Faculty’s Name: Ms. Munazza Sher Lab Engineer: Mr. Shoaib Khan

Name: _____________________________ Enroll No: _______________________

Objective(s):

 To construct a JK Flip Flop with basic logic gates.

Lab Tasks:

Task 1: Construct a JK Flip Flop using NAND gates and record its values in the table. Construct
the circuit on breadboard as well.
Task 2: Revision of Previous Flip-Flops & Viva Voce.

Lab Grading Sheet :


Max
Obtained
Task Mark Comments(if any)
Marks
s
1. 10
2. 10
3. 10

Total 30 Signature

Note : Attempt all tasks and get them checked by your Lab Instructor
Lab 12: JK flip-flop

Objective(s):

“To construct and verify the characteristics of JK Flip-flop”.

Tool(s) used:

 KL-31001 DLD Trainer


 Module KL-33008
 Connector leads

Overview:

The J-K flip-flop is the most versatile of the basic flip-flops. If J and K are both low then no
change occurs. If J and K are both high at the clock edge then the output will toggle from one
state to the other. It can perform the functions of the set/reset flip-flop and has the advantage that
there are no ambiguous states.

Task 01+02: Time: 30 Minutes

Construct a JK flip-flop using NAND gates (Module KL-33008, block d). Construct the circuit
on breadboard as well.
Task 03+04: Time: 30 Minutes

Record its values in the given table

CLK J K Q Q́

0 0 0 1 0

0 0 1 0 1

0 1 0 1 0

0 1 1 0 1

1 0 0 0 1

1 0 1 1 0

1 1 0 0 1

1 1 1 1 0

You might also like