KEMBAR78
Sheet 2 | PDF
0% found this document useful (0 votes)
17 views2 pages

Sheet 2

Uploaded by

bananabeast0
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
0% found this document useful (0 votes)
17 views2 pages

Sheet 2

Uploaded by

bananabeast0
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 2

Sheet2

1. What are program-visible registers?


2. The 80286 addresses registers that are 8 and _________ bits wide.
3. The extended registers are addressable by which microprocessors?
4. The extended BX register is addressed as _________.
5. Which register holds a count for some instructions?
6. What is the purpose of the IP/EIP register?
7. The carry flag bit is not modified by which arithmetic operations?
8. Will an overflow occur if a signed FFH is added to a signed 01H?
9. A number that contains 3 one bits is said to have _________ parity.
10. Which flag bit controls the INTR pin on the microprocessor?
11. Which microprocessors contain an FS segment register?
12. What is the purpose of a segment register in the real mode operation of the
microprocessor?
13. In the real mode, show the starting and ending addresses of each segment located
by the following segment register values:
(a) 1000H
(b) 1234H
(c) 2300H
(d) E000H
(e) AB00H
14. Find the memory address of the next instruction executed by the microprocessor,
when operated in the real mode, for the following CS:IP combinations:
(a) CS = 1000H and IP = 2000H
(b) CS = 2000H and IP = 1000H
(c) CS = 2300H and IP = 1A00H

1
(d) CS = 1A00H and IP = B000H
(e) CS = 3456H and IP = ABCDH
15. Real mode memory addresses allow access to memory below which memory
address?
16. Which register or registers are used as an offset address for the string
instruction destination in the microprocessor?
17. Which 32-bit register or registers are used to hold an offset address for data
segment data in the Pentium 4 microprocessor?
18. The stack memory is addressed by a combination of the _________ segment
plus_________ offset.
19. If the base pointer (BP) addresses memory, the _________ segment contains
the data.
20. Determine the memory location addressed by the following real mode 80286
register combinations:
(a) DS = 1000H and DI = 2000H
(b) DS = 2000H and SI = 1002H
(c) SS = 2300H and BP = 3200H
(d) DS = A000H and BX = 1000H
(e) SS = 2900H and SP = 3A00H
21. Determine the memory location addressed by the following real mode Core2
register combinations:
(a) DS = 2000H and EAX = 00003000H
(b) DS = 1A00H and ECX = 00002000H
(c) DS = C000H and ESI = 0000A000H
(d) SS = 8000H and ESP = 00009000H
(e) DS = 1239H and EDX = 0000A900H

You might also like