Digital Design
CS/EEE/ECE /INSTR F215
Instructor’s Name: Sanjay Vidhyadharan (L1)
Ankur Bhattacharjee (L2)
Online Mode
Google Class Code: pdkrzzi
18-Aug-20 1
Salient Features of Online
Mode of Classes
➢ Lecture Classes
➢ As per timetable through google meet.
➢ Presentations will be uploaded in
PDF format.
➢ https://sanjayvidhyadharan.in/Downloads
Study Materials for Digital Design 2020
➢ https://sanjayvidhyadharan.in/blog/digital-
elctronics-design/
18-Aug-20 CS/EEE/ECE /INSTR F215 2
Salient Features of Online
Mode of Classes
➢ Tut classes
➢ As per timetable through google meet
➢ New Tut Questions will be uploaded
weekly basis on CMS
➢ Students should attempt to do problems
themselves
➢ Solutions will be discussed in Tut classes
➢ https://sanjayvidhyadharan.in/Downloads
Study Materials for Digital Design 2020
18-Aug-20 CS/EEE/ECE /INSTR F215 3
Salient Features of Online
Mode of Classes
➢ Lab classes
➢ As per timetable through google meet.
➢ New Lab Assignment will be uploaded every
Monday on Link provided on CMS.
➢ Students should carryout lab experiments
themselves within a week.
➢ Experiments done will be evaluated in Lab
classes subsequent week.
➢ Upload exp files as directed by Lab
instructor.
18-Aug-20 CS/EEE/ECE /INSTR F215 4
Salient Features of Online
Mode of Classes
Notices : On CMS & Google Classroom pdkrzzi
Contacts:
1. sanjayv@hyderabad.bits-pilani.ac.in
Phone & WhatsApp : 8447750103
2. a.bhattacharjee@hyderabad.bits-pilani.ac.in
18-Aug-20 CS/EEE/ECE /INSTR F215 5
Text Books
➢ T1: M.Moris Mano and Michael D. Ciletti “ Digital
Design”, Pearson, 5th Edition, 2013.
➢ Reference Books:
➢ R1. Neal S. Widmer, Gregory L. Moss & Ronald J. Tocci,
“Digital Systems Principles and Applications” Pearson, 12th
Edition, 2018.
➢ R2. Charles H. Roth, Jr. and Larry L. Kinney “Fundamentals
of Logic Design” Cengage Learning 7th Edition, 2013.
➢ R3: M.Moris Mano and Michael D. Ciletti “ Digital Logic and
Computer Design”, Pearson,, e-Book, 2016.
18-Aug-20 CS/EEE/ECE /INSTR F215 6
Course Content
Lect. Learning Objectives Topics to be covered Reference to
No. Text Book
1 Introduction to Digital Discussion on course curriculum and T1:1.1
Systems and evaluation procedure. Advantages and R1:8.1
Characteristics of disadvantages of digital systems, T1:2.9
Digital ICs. Evolution of Digital technology
terminologies used in digital systems.
2 Number system Binary numbers, two’s and one’s T1:1.2-1.9
compliment, addition and subtraction of
binary numbers, octal and hexadecimal
numbers, binary codes
3-4 Boolean algebra and Boolean functions, canonical forms, T1: 2.1-2.8
logic gates logic gates.
5 -6 Simplification of K-Maps (4,5 variables), T1: 3.1- 3.8
Boolean functions
7 Simplification of QM Method T1: 3.10
Boolean functions
8 Simplification of Mutli-level and Multi-output Circuits R2:7.1-7.7
Boolean functions
18-Aug-20 CS/EEE/ECE /INSTR F215 7
Course Content
Lect. Learning Objectives Topics to be covered Reference to
No. Text Book
10-14 Combinational Logic, Adders, Subtractors, Multipliers T1: 4.1 – 4.7
Arithmetic circuits
15-20 MSI Components Comparators, Decoders, Encoders, T1: 4.8 - 4.11
MUXs, DEMUXs
21-24 Sequential Logic Flip-Flops & Characteristic tables, T1:5.1 - 5.4
Latches
25-30 Clocked Sequential Analysis of clocked sequential T1:5.5, 5.7 &
Circuits circuits, state diagram and reduction 5.8
31-34 Registers & Counters Shift registers, Synchronous & T1:6.1 - 6.5
Asynchronous counters, clock
skew & Clock Jitter
35-38 Memory and PLDs RAM, ROM, PLA, PAL T1:7.1 - 7.7
39-43 Digital Integrated RTL, DTL,TTL,ECL & CMOS Gates, T1:10.1 -10.7
Circuits Implementation of Simple CMOS
circuits
18-Aug-20 CS/EEE/ECE /INSTR F215 8
Evaluation
Component Duration Weightage Date
(%)
T1 30 minutes 15 % 10-20th September
T2 30 minutes 15 % 09-20th October
T3 30 minutes 15 % 10-20th November
Regular Lab During Lab 20 % Regular Lab days
evaluation hours
Final Lab Exam 30 Min 10% 16-21 November
Comprehensive 120 minutes 25% December 2020
Exam
Total 100%
18-Aug-20 CS/EEE/ECE /INSTR F215 9
Introduction to Digital Systems
Binary System:
Two Binary Logic States ‘0’ and ‘1’
Two voltage levels corresponding to the 2 States
TTL : 0 & 5 V
CMOS 180 nm : 0 & 1.8 V
CMOS 45 nm : 0 & 1V
CMOS 7 nm : 0 & 0.8 V
18-Aug-20 CS/EEE/ECE /INSTR F215 10
Introduction to Digital Systems
Advantages of Digital System:
1. Negligible Noise
18-Aug-20 CS/EEE/ECE /INSTR F215 11
Introduction to Digital Systems
Advantages of Digital System:
2. Computation is easy.
All microprocessors are digital system based.
3. Storage of and retrieval of data is easy.
RAM, Hard Disks all are digital
4. Error detection and Correction possible
5. Digital signal processing enables wide variety of
applications
6. Data encrypting and de- encrypting is very secure
18-Aug-20 CS/EEE/ECE /INSTR F215 12
Introduction to Digital Systems
Advantages of Digital System:
7. Time Division Multiplexing
18-Aug-20 CS/EEE/ECE /INSTR F215 13
Introduction to Digital Systems
Disadvantages of Digital System:
1. Large Bandwidth
18-Aug-20 CS/EEE/ECE /INSTR F215 14
Introduction to Digital Systems
Disadvantages of Digital System:
2. Everything in Real world is Analog
ADC and DAC Required
3. Long distance transition by wire/ RF is analog
Modulation of Digital bits required.
18-Aug-20 CS/EEE/ECE /INSTR F215 15
Basic Binary Logic Gates
Basic Binary Logic Gates
Basic Binary Logic Gates
Evolution of Digital Technology
➢ Diode Transistor Logic : 1959
➢ Resistor Transistor Logic : 1961
➢ Transistor Transistor Logic : 1963 Discrete IC
➢ Emitter-coupled logic : First Microprocessor 360
➢ CMOS :
➢ 1974 Intel 4004 which had 2000 Transistors
Channel Length of 10 µm.
➢ 2020 AMB 7 nm has billions of Transistors
Channel Length of 7 nm.
18-Aug-20 CS/EEE/ECE /INSTR F215 19
Common Terminologies of
Digital System
1. Noise Margin
18-Aug-20 CS/EEE/ECE /INSTR F215 20
Common Terminologies of
Digital System
2. Propagation Delay (Eg. Inverter)
18-Aug-20 CS/EEE/ECE /INSTR F215 21
Common Terminologies of
Digital System
3. Rise Time and Fall Time
18-Aug-20 CS/EEE/ECE /INSTR F215 22
Common Terminologies of
Digital System
4. Power
Total Power
Dynamic
Power Static Power
Switching Short circuit Glitch Leakage
18-Aug-20 CS/EEE/ECE /INSTR F215 23
Thank You
18-Aug-20 CS/EEE/ECE /INSTR F215 24