Downloaded 112 times
Uploaded byLokmanArman
RISC (reduced instruction set computer)
The presentation discusses RISC (Reduced Instruction Set Computer), a microprocessor architecture that uses a small set of optimized instructions for efficiency. It highlights the history, characteristics, and design principles of RISC, including simplified instruction execution, large register sets, and fixed-length instructions. RISC architectures are widely utilized in modern devices like cell phones and tablets, enabling faster microprocessor development.
In this document
Powered by AI
Introduction to the presentation and presenter details.
Introduction to RISC, describing it as a microprocessor architecture with a small optimized instruction set.
Historical context and development of RISC in the 1970s, highlighting key milestones.
Details on RISC characteristics such as simplified instructions, large registers, and pipelining.
Five design principles of RISC including simple instructions, register operations, addressing modes, and fixed-length instructions.
Explanation of how RISC breaks operations into simple sub-operations for efficiency.
Real-life applications of RISC architectures in various devices and their development advantages.
Closing remarks and gratitude to the audience.
More Related Content
Similar to RISC (reduced instruction set computer)
RISC (reduced instruction set computer)
- 1.
- 2. Presented By: Md. ArmanHossean: 141-35-642 Presented To: Sheikh Shah Mohammad Motiur Rahman Lecturer, Dept. of SWE Daffodil International University 2
- 3. My Presentation TopicIs: RISC (Reduced Instruction Set Computer) 3
- 4. RISC is atype of microprocessor architecture that utilizes a small, highly-optimized set of instructions, rather than a more specialized set of instructions often found in other types of architectures. WHAT IS RISC??? 4
- 5. History Of RISC: 1.RISC approach developed as a result of development in 1970’s. 2. Increase in memory size. 3. Decrease in cost. 4. Advanced compilers. 5. In late 1970’s IBM was the first to start. 6. In 1980 , David Patterson ,began the project that gives this approach RISC. 5
- 6. Characteristics Of RISC: Simplifiedinstructions , taking 1 clock cycle. Large no. of general purpose registers. Circuit is much simpler. Fast to decode. Fast to execute. Pipelining- fetching of next instruction while previous instruction executes. 6
- 7. RISC Has FiveDesign Principles: •Simple Instructions: The objective is to design simple instruction so that each can execute in one cycle. •Register-to-Register Operations: RISC processors only allow LOAD/STORE operations to access memory. Rest of the operations work on the register-to-register basis. This feature of restricting operands to registers also simplifies the control-unit. 7
- 8. •Simple Addressing Modes: RISCprocessors employ register-to-register instruction so most instruction use register based addressing. Only LOAD/STORE instructions need memory addressing modes. •Large Register Set: For register-to-register operation large number of registers required. Provide ample opportunities for the compiler to optimize their usage. 8
- 9. •Fixed-Length: RISC design usefixed-length instructions. Variable length instructions cause implementation and execution inefficient. The boundaries of various fields in an instruction such as opcode and source operands are fixed. This allows efficient decoding and scheduling of instructions. 9
- 10. What Actually RISCDoes? Break Operation into Simple Sub-Operation. Example:- Load X, Load Y, add X and Y, Store on Z X * Y → Z 10
- 11. In Real LifeUse of RISC Architectures: RISC architectures are now used across a wide range of platforms, from cellular telephones and tablet computers. Intel was able to spend vast amounts of money on processor development to offset the RISC advantages enough to maintain PC market share. New microprocessors can be developed and tested more quickly if being less complicated is one of it’s aims. 11
- 12.