VHDL/FPGA Applications in Signal Processing and Communications
By: Robert Patterson and Ismail Jouny
Patterson
D6A
Overview of Presentation
Description of an FPGA n Description of VHDL n Applications
n
Error Control Coding CDMA Communications Master/Slave And Token Ring Networks Pattern Classification With A Hopfield Neural Net
2 D6A
Patterson
Design Options
n
TTL logic chips
Difficult for large designs Customized board Limited by power consumption and time delay Custom masks required for wiring Expensive Long turnaround time
3 D6A
PLD
ASIC/MPGA
Patterson
What is an FPGA?
Field Programmable Gate Array n Consists of:
n
n An
array of configurable logic blocks n Programmable I/O blocks n Programmable interconnects
Patterson
D6A
Benefits of Using an FPGA
Programmed by users at their site using programming hardware n Can implement tens of thousands of gates of logic on a single IC n Can be programmed many times n Short development time n Low cost
n
Patterson 5 D6A
What is VHDL?
VHSIC Hardware Definition Language n Common Language for Designers (> 50%) n High-Level Language n Simulation and Synthesis Tools are Available
n
Patterson
D6A
Error Control System Overview
A/D converter
Introduction of Error
D/A converter
Encoder
Patterson 7
Decoder
D6A
Error Control Coding Overview
By adding redundancy in the signal, errors can be detected and corrected n Signals are broken up into blocks of data n Parity calculations add extra bits to signal n Receiver tries to detect and correct the error through the use of the parity bits
n
Patterson
D6A
(7,4) Hamming Code
n
4 data bits => 7-bit code word n Minimum distance between codes is 3 n All single bit errors can be corrected - or n All single and double bit errors can be detected A B
9 D6A
Patterson
What is CDMA?
Code Division Multiple Access n Multiple users can use a wide slice of the bandwidth n A unique code accesses the users information n Codes are made orthogonal as much as possible to reduce cross correlation
n
Patterson
10
D6A
CDMA Design Overview
Pn1 Encoder Pn1 Decoder
Encoder Pn2
Patterson 11
Decoder Pn2
D6A
Spectrum Spreading
n n n
Data signal PN-code Coded signal
(M1Pn1 + M2Pn2)Pn1 M1Pn1Pn1 + M2Pn1Pn2 M1 + M2Pn1Pn2 M1
D6A
Received signal at Decoder #1 = = = =
Patterson 12
Master/Slave Network Overview
Patterson
13
D6A
Token Ring Network Overview
Patterson
14
D6A
Hopfield Neural Net
n
An artificial network that is capable of recalling certain stored patterns from a set of inputs
Patterson
15
D6A
Hopfield Neural Net (cont.)
n
The weight matrix is formed from exemplars
t ij
x x , i j = 0 , i = j , 0 i , j N - 1
M -1 s i s j s=0
16 D6A
Patterson
Problems Encountered
VHDL Synthesis/Implementation n Memory in FPGA n Speed of computer in the synthesis of design
n
Patterson
17
D6A
Conclusions
n
VHDL/FPGA combination is a very powerful design tool
Versatile Adaptable Efficient Economic
Patterson
18
D6A